

## HIGH VOLTAGE, HIGH TEMPERATURE CAPACITOR STRUCTURES AND METHODS OF FABRICATING SAME

### Related Applications

5       The present application is a continuation-in-part of and claims priority from United States Patent Application Serial No. 09/141,795 entitled "*LAYERED DIELECTRIC ON SiC SEMICONDUCTOR STRUCTURES*" filed August 25, 1998, the disclosure of which is incorporated herein by reference as if set forth fully.

### Statement of Government Interest

10       This invention was developed under Army Research Laboratories contract number DAAL01-98-C-0018 and Office of Naval Research contract numbers N00014-99-C-1072 and N00014-99-C-0173. The government may have certain rights in this invention.

### Field of the Invention

15       The present invention relates to high power, high field, or high temperature capacitive structures and in particular relates to capacitors and inter-metal dielectrics.

### Background of the Invention

20       For electronic devices, particularly power devices, silicon carbide offers a number of physical, chemical and electronic advantages. Physically, the material is very hard and has an extremely high melting point, giving it robust physical characteristics. Chemically, silicon carbide is highly resistant to chemical attack and  
25       thus offers chemical stability as well as thermal stability. Perhaps most importantly, however, silicon carbide has excellent electronic properties, including high breakdown field, a relatively wide band gap (about 3.0 eV and 3.2 eV at room temperature for the 6H and 4H polytypes respectively), high saturated electron drift velocity, giving it significant advantages with respect to high power operation, high  
30       temperature operation, radiation hardness, and absorption and emission of high energy photons in the blue, violet, and ultraviolet regions of the spectrum.

      Accordingly, interest in silicon carbide devices has increased rapidly and power devices are one particular area of interest. As used herein, a "power" device is one that is designed and intended for power switching and control or for handling

high voltages and/or large currents, or both. Although terms such as "high field" and "high temperature" are relative in nature and often used in somewhat arbitrary fashion, "high field" devices are generally intended to operate in fields of 1 or more megavolts per centimeter, and "high temperature" devices generally refer to those operable above the operating temperatures of silicon devices; *e.g.*, at least about 200°C and preferably 250°-400°C, or even higher. For power devices, the main concerns include the absolute values of power that the device can (or must) handle, and the limitations on the device's operation that are imposed by the characteristics and reliability of the materials used.

Silicon carbide-based insulated gate devices, particularly oxide-gated devices such as MOSFETs, must, of course, include an insulating material in order to operate as IGFETs. Similarly, MIS capacitors require insulators. By incorporating the insulating material, however, some of the physical and operating characteristics of the device become limited by the characteristics of the insulator rather than by those of silicon carbide. In particular, in silicon carbide MOSFETs and related devices, silicon dioxide (SiO<sub>2</sub>) provides an excellent insulator with a wide band gap and a favorable interface between the oxide and the silicon carbide semiconductor material. Thus, silicon dioxide is favored as the insulating material in a silicon carbide IGFET. Nevertheless, at high temperatures or high fields or both, at which the silicon carbide could otherwise operate satisfactorily, the silicon dioxide tends to electrically break down; *i.e.*, to develop defects, including traps that can create a current path from the gate metal to the silicon carbide. Stated differently, silicon dioxide becomes unreliable under the application of high electric fields or high temperatures (250°-400°C) that are applied for relatively long time periods; *i.e.*, years and years. It will be understood, of course, that a reliable semiconductor device should have a statistical probability of operating successfully for tens of thousands of hours.

Additionally, those familiar with the characteristics of semiconductors and the operation of semiconductor devices will recognize that passivation also represents a challenge for structures other than insulated gates. For example, junctions in devices such as mesa and planar diodes (or the Schottky contact in a metal-semiconductor FET) produce high fields that are typically passivated by an oxide layer, even if otherwise non-gated. Such an oxide layer can suffer all of the disadvantages noted above under high field or high temperature operation.

5        Although other candidate materials are available for the insulator portion of  
silicon carbide IGFETs, they tend to have their own disadvantages. For example,  
high dielectrics such as barium strontium titanate or titanium dioxide have dielectric  
constants that drop dramatically when a field is applied. Other materials have poor  
quality crystal interfaces with silicon carbide and thus create as many problems (*e.g.*,  
0       traps and leakage current) as might be solved by their high dielectric constant. Others  
such as tantalum pentoxide ( $\text{Ta}_2\text{O}_5$ ) and titanium dioxide ( $\text{TiO}_2$ ) tend to exhibit an  
undesired amount of leakage current at higher temperatures. Thus, simply  
substituting other dielectrics for silicon dioxide presents an entirely new range of  
problems and disadvantages in their own right.

Similarly, Metal-Insulator-Metal (MIM) capacitors on wide bandgap Monolithic Microwave Integrated Circuits (MMICs) may be subject to high voltages at elevated temperatures. Accordingly, such capacitors typically are desired to have a mean time to failure (MTTF) of  $10^7$  for a stress condition of, for example, as high as 200 volts at temperatures of up to about 300 °C. Unfortunately, these extreme fields and temperatures may cause a conventional silicon nitride MIM capacitor to suffer from excessive leakage current and/or poor reliability (e.g. MTTF of about 200 hours).

30 Summary of the Invention

3

oxide layer and a second oxide layer on the layer of dielectric material opposite the first oxide layer and having a third thickness. The first thickness is between about 0.5 and about 33 percent and the second thickness is between about 0.5 and about 33 percent of the sum of the first, second and third thicknesses.

5        In further embodiments of the present invention, the capacitor further has a first metal layer on the first oxide layer opposite the high dielectric layer and a second metal layer on the second oxide layer opposite the high dielectric layer so as to provide a metal-insulator-metal (MIM) capacitor.

10        In still further embodiments of the present invention, the first oxide layer and the second oxide layer are silicon dioxide layers and the layer of dielectric material is a silicon nitride layer. In particular embodiments of the present invention, the first thickness and the third thickness are at least about one order of magnitude smaller than the second thickness. For example, the first thickness may be from about 10 to about 30 nm, the second thickness from about 200 to about 300 nm and the third  
15        thickness from about 10 to about 30 nm.

Additional embodiments of the present invention provide for capacitors characterized by having a mean time to failure versus voltage characteristic which has a greater slope than a corresponding MIM capacitor with only a nitride dielectric. Furthermore, the capacitors may be characterized by having a mean time to failure of  
20        at least about  $10^7$  hours at a voltage of up to about 50 volts and a temperature of up to about 100 °C. Capacitors according to still further embodiments of the present invention may be characterized by having a mean time failure of at least about  $10^7$  hours at a voltage of up to about 100 volts and a temperature of up to about 100 °C.

25        In yet additional embodiments of the present invention, the silicon dioxide layers and the silicon nitride layer are deposited layers. Furthermore, the first and second metal layers comprise titanium, platinum, chromium and/or gold.

In other embodiments of the present invention, a high mean time to failure interconnection structure for an integrated circuit includes a plurality of  
30        semiconductor devices in a substrate and an insulating layer on the plurality of semiconductor devices. A first interconnect layer having a plurality of regions of interconnection metal is provide on the insulating layer opposite the plurality of semiconductor devices. A first layer of oxide is provided on the first interconnect layer so as to cover at least a portion of the plurality of regions of interconnection

metal. A layer of dielectric material is provided on the first layer of oxide opposite the first interconnect layer and having a dielectric constant higher than that of the first layer of oxide. A second layer of oxide is provided on the layer of dielectric material opposite the first layer of oxide and a second interconnect layer is provided on the second layer of oxide opposite the layer of dielectric material and having a plurality of regions of interconnection metal. The first layer of oxide, the layer of dielectric material and the second layer of oxide are disposed between corresponding ones of the plurality of regions of interconnection metal of the first interconnect layer and the plurality of regions of interconnection metal of the second interconnect layer so as to provide an inter-metal dielectric structure.

In still further embodiments of interconnection structures according to the present invention, the first oxide layer and the second oxide layer are silicon dioxide layers and the layer of dielectric material is a silicon nitride layer. In such embodiments, the first oxide layer may have a thickness of from about 10 to about 30 nm, the layer of dielectric material may have a thickness of from about 200 to about 300 nm and the second oxide layer may have a thickness of from about 10 to about 30 nm.

In still further embodiments of the present invention, the first oxide layer has a first thickness, the layer of dielectric material has a second thickness and the second oxide layer has a third thickness and wherein the first thickness and the third thickness are at least about one order of magnitude smaller than the second thickness.

Furthermore, the interconnection structure may be characterized by having a mean time to failure versus voltage characteristic which has a greater slope than a corresponding nitride inter-metal dielectric. Also, the silicon dioxide layers and the silicon nitride layer may be deposited layers. The interconnection structure may also be characterized by having a mean time to failure of at least about  $10^7$  hours at a voltage of up to about 50 volts and a temperature of up to about 100 °C or more preferably by having a mean time failure of at least about  $10^7$  hours at a voltage of up to about 100 volts and a temperature of up to about 100 °C. The interconnect metal of the first and second interconnect layers may also be titanium, platinum, chromium and/or gold.

In still further embodiments of the present invention, methods of fabricating capacitors as described above are provided by depositing a first oxide layer on a first metal layer so as to provide a first oxide layer having a first thickness, depositing a

layer of dielectric material on the first oxide layer to provide a high dielectric layer having a second thickness, the layer of dielectric material having a dielectric constant higher than the dielectric constant of the first oxide layer and depositing a second oxide layer on the layer of dielectric material opposite the first oxide layer to provide  
5 a second oxide layer having a third thickness. The first thickness may be between about 0.5 and about 33 percent and the second thickness may be between about 0.5 and about 33 percent of the sum of the first, second and third thicknesses.

Similarly, methods of fabricating an interconnection structure for an integrated circuit as described above are also provided by forming a first interconnect layer  
10 having a plurality of regions of interconnection metal, depositing a first layer of oxide on the first interconnect layer so as to cover at least a portion of the plurality of regions of interconnection metal, depositing a high dielectric layer on the first layer of oxide opposite the first interconnect layer, depositing a second layer of oxide on the high dielectric layer opposite the first layer of oxide and forming a second  
15 interconnect layer on the second layer of oxide opposite the high dielectric layer and having a plurality of regions of interconnection metal. The first layer of oxide, the high dielectric layer and the second layer of oxide are disposed between corresponding ones of the plurality of regions of interconnection metal of the first interconnect layer and the plurality of regions of interconnection metal of the second  
20 interconnect layer so as to provide an inter-metal dielectric structure.

Embodiments of the present invention may also provide a capacitor having a silicon carbide layer, a layer of dielectric material on the silicon carbide layer and a first metal layer on the layer of dielectric material opposite the silicon carbide layer. The layer of dielectric material is silicon oxynitride having a formula  $\text{Si}_3\text{N}_{4-x}\text{O}_x$ ,  
25 where  $0 < x \leq 1$ .

In further embodiments of the present invention, a second metal layer is provided on the layer of dielectric material and disposed between the layer of dielectric material and the silicon carbide layer so as to provide a metal-insulator-metal (MIM) capacitor.

30 The layer of dielectric material may be configured so that the dielectric structure has a mean time to failure versus voltage characteristic which has a greater slope than a corresponding MIM capacitor with only a nitride dielectric. The layer of dielectric material may be configured to provide a mean time to failure of at least about  $10^7$  hours at a voltage of greater than about 50 volts and a temperature of at

least about 100 °C. Preferably, the layer of dielectric material is configured to provide a mean time failure of at least about  $10^7$  hours at a voltage of greater than about 100 volts and a temperature of at least about 100 °C.

Embodiments of the present invention may also provided a high mean time to failure interconnection structure for an integrated circuit having a plurality of semiconductor devices in a silicon carbide substrate, an insulating layer on the plurality of semiconductor devices and a first interconnect layer having a plurality of regions of interconnection metal on the insulating layer opposite the plurality of semiconductor devices. A layer of dielectric material is provided on the first layer of oxide opposite the first interconnect layer and a second interconnect layer is provided on the layer of dielectric material opposite the first interconnect layer and having a plurality of regions of interconnection metal. The layer of dielectric material is silicon oxynitride having a formula  $\text{Si}_3\text{N}_{4-x}\text{O}_x$ , where  $0 < x \leq 1$ ;

Preferably, the layer of dielectric material has a thickness of from about 20 nm to about 400 nm. Furthermore, the layer of dielectric material may be configured to provide a mean time to failure versus voltage characteristic which has a greater slope than a corresponding nitride inter-metal dielectric. Furthermore, the layer of dielectric material may be configured to provide a mean time to failure of at least about  $10^7$  hours at a voltage of greater than about 50 volts and a temperature of at least about 100 °C. Preferably, the layer of dielectric material is configured to provide a mean time failure of at least about  $10^7$  hours at a voltage of greater than about 100 volts and a temperature of 150 °C.

In further embodiments of the present invention, a method of fabricating a capacitor is provided by depositing a layer of silicon oxynitride having a formula  $\text{Si}_3\text{N}_{4-x}\text{O}_x$ , where  $0 < x \leq 1$  on a silicon carbide layer so as to provide a layer of dielectric material having a first thickness and forming a first metal layer on the layer of silicon oxynitride. In additional embodiments, a second metal layer disposed between the layer of silicon oxynitride and the silicon carbide layer is also formed.

In still further embodiments of the present invention, depositing a silicon oxynitride layer having a formula  $\text{Si}_3\text{N}_{4-x}\text{O}_x$ , where  $0 < x \leq 1$  is accomplished by providing a silicon precursor, providing a nitrogen precursor, providing an oxygen precursor and depositing the layer of silicon oxynitride utilizing the silicon precursor, the nitrogen precursor and the oxygen precursor utilizing a plasma enhanced chemical vapor deposition (PECVD) process. In particular embodiments of the present

invention, the silicon precursor is  $\text{SiH}_4$ , the oxygen precursor is  $\text{N}_2\text{O}$  and the nitrogen precursor is  $\text{N}_2$ . Furthermore, the  $\text{SiH}_4$  may be provided at a flow rate of from about 240 to about 360 standard cubic centimeters per minute (SCCM), the  $\text{N}_2\text{O}$  provided at a flow rate of from about 8 to about 12 SCCM and the  $\text{N}_2$  provided at a flow rate of from about 120 to about 180 SCCM for a PECVD apparatus having a volume of about 14785 cubic centimeters. Additionally, an inert gas may also be provided. For example, the inert gas may be He provided at a flow rate of from about 160 to about 240 SCCM. The PECVD process may be carried out at a power of from about 16 to about 24 watts, a pressure of from about 720 to 1080 mT and a temperature of from about 200 to 300 °C.

#### Brief Description of the Drawings

**Figure 1** is a cross-sectional view of first embodiments of the present invention;

**Figure 2** is a similar view of second embodiments of the invention;

**Figure 3** is a cross-sectional view of an IGFET according to embodiments of the present invention;

**Figure 4** is a cross-sectional view of a MIS capacitor according to embodiments of the present invention;

**Figure 5** is a comparison plot of electron mobility versus gate voltage for conventional thermal oxides and insulators according to embodiments of the present invention;

**Figure 6** is a cross-sectional view of a planar diode passivated according to embodiments of the present invention;

**Figure 7** is a comparative plot of device lifetimes versus electric field;

**Figure 8** is a cross-sectional illustration of a double-diffused or double - implanted MOSFET according to embodiments of the present invention;

**Figure 9** is a graph of field versus lifetime comparing devices incorporating embodiments of the present invention and conventional devices;

**Figure 10** is a cross-sectional view of a MIM capacitor according to embodiments of the present invention;

**Figure 11** is a cross-sectional view of a capacitor according to embodiments of the present invention;



**Figure 12** is a graph of current density (J) versus bias voltage for a conventional silicon nitride MIM capacitor and MIM capacitors according to embodiments of the present invention;

**Figure 13** is a graph of mean time to failure versus voltage for a conventional silicon nitride MIM capacitor and MIM capacitors according to embodiments of the present invention; and

**Figure 14** is a cross-sectional view of an interconnect structure according to embodiments of the present invention.

#### Detailed Description

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. As illustrated in the Figures, the sizes of layers or regions are exaggerated for illustrative purposes and, thus, are provided to illustrate the general structures or the present invention. Like numbers refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" another element, there are no intervening elements present.

The present invention is a dielectric structure for wide bandgap semiconductor materials and related devices formed from such materials. A device structure according to embodiments of the present invention, in particular a basic MIS capacitor, is illustrated in **Figure 1** and is broadly designated at **10**. The structure comprises a layer of silicon carbide **11** which can be a substrate portion or an epitaxial layer of silicon carbide. The manufacture of such single crystal silicon carbide substrates and the various epitaxial layers can be carried out according to various techniques described in U.S. patents that are commonly assigned (or licensed) with the present invention. These include but are not necessarily limited to Nos. Re. 34,861; 4,912,063; 4,912,064; 4,946,547; 4,981,551; and 5,087,576, the contents of all of which are incorporated entirely herein by reference. The substrate or epitaxial

layer can be selected from among the 3C, 4H, 6H, and 15R polytypes of silicon carbide with the 4H polytype being generally preferred for high power devices. In particular, the higher electron mobility of the 4H polytype makes it attractive for vertical-geometry devices. The device structure **10** next includes a layer of silicon dioxide **12** on the silicon carbide layer. Silicon dioxide has an extremely wide bandgap (about 9 eV at room temperature) and forms an excellent physical and electronic interface with silicon carbide. Thus, it is a preferred insulator for many purposes with the exception that, as noted in the Background, it can exhibit characteristic weaknesses at high temperatures under high fields.

Accordingly, the invention further includes a layer **13** of another insulating material on the silicon dioxide layer **12**. The layer **13** is selected as having a dielectric constant ( $\epsilon$ ) higher than the dielectric constant of silicon dioxide, and also has physical and chemical characteristics that enable it to withstand the high temperature operation for which the silicon carbide portion of the device is intended. In preferred embodiments, the high dielectric material is selected from (but not limited to) the group consisting of silicon nitride, barium strontium titanate ((Ba,Sr)TiO<sub>3</sub>), titanium dioxide (TiO<sub>2</sub>), tantalum pentoxide (Ta<sub>2</sub>O<sub>5</sub>), aluminum nitride (AlN), and oxidized aluminum nitride, with silicon nitride and oxidized aluminum nitride being particularly preferred, and with silicon nitride (Si<sub>3</sub>N<sub>4</sub>) being most preferred. The gate contact **14** is made to the insulating material layer **13** for permitting a bias to be applied to the device structure.

**Figure 2** illustrates second embodiments of the device (also a MIS capacitor) broadly designated at **15**. As in **Figure 1**, the second embodiment includes a silicon carbide layer **16** (epitaxial or substrate), the first silicon dioxide layer **17**, the insulating material **20** selected according to the criteria noted above, and a second layer of silicon dioxide **21** between the gate contact **22** and the insulating layer **20**. The second silicon dioxide layer **21** provides a barrier to prevent charge from passing between the gate metal and the high dielectric material.

In preferred embodiments, the silicon dioxide layers **12** or **17** are thermally formed following which the insulating layers **13** or **20** are deposited by chemical vapor deposition (CVD). The insulating layers can, however, be formed by any appropriate technique, *e.g.*, certain oxides can be formed by sputter-depositing a metal and then oxidizing it. As another example, Si<sub>3</sub>N<sub>4</sub> can be deposited by plasma-

enhanced CVD (PECVD). Because the SiO<sub>2</sub> layer 12 or 17 serves to prevent tunneling, it does not need to be exceptionally thick. Instead, the SiO<sub>2</sub> layer is preferably maintained rather thin so that the extent of thermal oxidation can be limited. As recognized by those familiar with these materials, implantation can affect the manner in which SiC oxidizes. Thus, if extensive oxidation is carried out on a device or precursor having implanted SiC portions, the resulting oxidized portions will differ in thickness from one another, a characteristic that can be disadvantageous in certain circumstances. Accordingly, limiting the extent of oxidation helps minimize or eliminate such problems. Alternatively, the oxide can be deposited (e.g., by CVD) to avoid the problem altogether. Oxides may also be fabricated as described in commonly assigned United States Patent Application Serial No. 09/834,283 (Attorney Docket No. 5308-157), entitled "*METHOD OF N<sub>2</sub>O ANNEALING AN OXIDE LAYER ON A SILICON CARBIDE LAYER*", filed April 12, 2001, and United States Provisional Patent Application Serial No. \_\_\_\_\_ (Attorney Docket No. 5308-157IPPR) entitled "*METHOD OF N<sub>2</sub>O GROWTH OF AN OXIDE LAYER ON A SILICON CARBIDE LAYER*", filed May 30, 2001, the disclosures of which are incorporated herein by reference as if set forth fully herein.

For example, a layer of oxide may be provided on a silicon carbide layer by oxidizing the silicon carbide layer in an N<sub>2</sub>O environment at a temperature of at least about 1200 °C. A predetermined temperature profile and a predetermined flow rate profile of N<sub>2</sub>O are provided during the oxidation. The predetermined temperature profile and/or predetermined flow rate profile may be constant or variable and may include ramps to steady state conditions. The predetermined temperature profile and the predetermined flow rate profile may be selected so as to reduce interface states of the oxide/silicon carbide interface with energies near the conduction band of SiC. The predetermined temperature profile may result in an oxidation temperature of greater than about 1200 °C. Preferably, the oxidation temperature is about 1300 °C. The duration of the oxidation may vary depending on the thickness of the oxide layer desired. Thus, oxidation may be carried out for from about 15 minutes to about 3 hours or longer.

Additionally, the predetermined flow rate profile may include one or more flow rates of from about 2 Standard Liters per Minute (SLM) to about 6 SLM. Preferably, the flow rates are from about 3.5 to about 4 Standard Liters per Minute. Furthermore, formation of the resulting oxide layer may be followed by annealing the

oxide layer in Ar or N<sub>2</sub>. Such an annealing operation in Ar or N<sub>2</sub> may be carried out, for example, for about one hour.

The predetermined flow rate profile preferably provides a velocity or velocities of the N<sub>2</sub>O of from about 0.37 cm/s to about 1.11 cm/s. In particular, the  
5 predetermined flow rate profile preferably provides a velocity or velocities of the N<sub>2</sub>O of from about 0.65 cm/s to about 0.74 cm/s. Additionally, a wet reoxidation of the oxide layer may also be performed and/or the N<sub>2</sub>O oxidation may be carried out in an environment with a fraction or partial pressure of steam.

Additionally, a layer of oxide may be formed on a silicon carbide layer by  
10 forming the oxide layer on the silicon carbide layer in an N<sub>2</sub>O environment at a predetermined temperature profile which includes an oxidation temperature of greater than about 1200 °C and at a predetermined flow rate profile for the N<sub>2</sub>O. The predetermined flow rate profile may be selected to provide an initial residence time of the N<sub>2</sub>O of at least 11 seconds. Preferably, the initial residence time is from about 11  
15 seconds to about 33 seconds. More preferably, the initial residence time is from about 19 seconds to about 22 seconds. Additionally, a total residence time of the N<sub>2</sub>O may be from about 28 seconds to about 84 seconds. Preferably, the total residence time is from about 48 seconds to about 56 seconds.

In preferred embodiments, the first silicon dioxide layer 17 or 12 is no more  
20 than about 100 angstroms thick while the layer of insulating material (13 or 20) can be about 500 angstroms thick. Stated differently, each of the oxide layers represents between about 0.5 and 33 percent of the total thickness of the passivation structure, with the insulating material making up the remainder. In preferred embodiments, the oxide layers are each about 20 percent of the total thickness and the preferred nitride  
25 insulator is about 60 percent of the total thickness.

**Figures 3 and 4** illustrate a respective IGFET and MIS capacitor according to embodiments of the present invention. **Figure 3** shows an IGFET broadly designated at 24 with a first silicon carbide portion 25 having a first conductivity type. A gate insulator structure according to the present invention is on the first silicon carbide  
30 portion 25 and is designated by the brackets 26. Taken individually, the gate insulator includes the layer of silicon dioxide 27 and the layer of an insulating material 30 that has the dielectric constant higher than the dielectric constant of silicon carbide. In the embodiments illustrated is **Figure 3**, the insulator 26 further includes the second layer 31 of silicon dioxide. The IGFET of **Figure 3** further includes a gate contact 32 and

respective second and third portions of silicon carbide **33** and **34** that have the opposite conductivity type from the first silicon carbide portion **25**. Respective ohmic contacts **35** and **36** are made to the portions **33** and **34** to form the source and drain portions of the FET. As indicated by the dotted lines in **Figure 3**, devices such as the IGFET **24** can be segregated from one another using a field oxide **37**. Those familiar with such devices and with integrated circuits made from them will recognize that the field oxide portions **37** serve to segregate the device from other devices. Although the field oxide is not directly electronically related to the gate insulator portion **26**, the insulator structure of the present invention can provide similar advantages as a field insulator.

**Figure 4** illustrates an MIS capacitor according to the present invention and in particular a variable capacitance device analogous to that set forth in U.S. Patent No. 4,875,083, the contents of which are incorporated herein by reference. The capacitor in **Figure 4** is broadly designated at **40** and comprises a doped silicon carbide portion **41** and a capacitance insulator portion on the doped silicon carbide portion. The capacitance insulator portion includes a layer of silicon dioxide **42** on the silicon carbide portion, a layer **43** of the other insulating material with the dielectric constant higher than the dielectric constant of silicon dioxide. In the embodiment illustrated in **Figure 4**, the capacitor **40** also includes the second layer **44** of silicon dioxide between the other insulating material layer **43** and the gate contact that is illustrated at **45**. The contact **45** can be made of metal or an appropriate conductive semiconductor such as polysilicon that is sufficiently doped to give the required contact characteristics. An ohmic contact **46** which in the illustrated embodiment forms a ring, two sections of which are shown in the cross-sectional view of **Figure 4**, is made to the doped silicon carbide portion **41** so that a bias applied to the metal contact **45** variably depletes the doped silicon carbide portion **41** to correspondingly vary the capacitance of the capacitor **40**. As in the embodiment in **Figure 3**, field oxide portions **47** can also be typically included to segregate the device from its neighbors. As noted above, the portions **47** can also incorporate the dielectric structure of the present invention.

Those familiar with semiconductor devices will understand that the illustrations of **Figures 1-4** and **6** are exemplary, rather than limiting, in their representations of various insulated gate and metal-insulator-semiconductor structures. Thus, although **Figures 1-4** and **6** show generally planar structures and

devices, it will be understood that the insulator structures of the present invention can be applied to a wider variety of device geometries, for example UMISFETs. Other gated structures for which the dielectric structure of the invention is useful include MISFETs, insulated gate bipolar transistors (IGBTs), MOS-turn off thyristors (MTOs), MOS-controlled thyristors (MCTs) and accumulation FETs (ACCUFETs). Non-gated structures for which the invention can provide enhanced passivation, edge termination, or field insulation include p-i-n diodes, Schottky rectifiers, and metal-semiconductor field-effect transistors (MESFETs).

Embodiments of the present invention may also provide the same advantages for particular structures including lateral power MOSFETs and double diffused MOSFETs (DMOSFETs), which are vertically oriented devices (*i.e.*, with source and drain on opposite surfaces of the substrate). Exemplary devices are described in U.S. Patents 5,506,421 and 5,726,463; the contents of both of which are incorporated entirely herein by reference. Additional exemplary devices are set forth in co-pending U.S. applications Serial Nos. 08/631,926 filed April 15, 1996 ("Silicon Carbide CMOS and Method of Fabrication"); 09/093,207 filed June 8, 1998 ("Self-Aligned Methods of Fabricating Silicon Carbide Power Devices by Implantation and Lateral Diffusion"); and 09/093,208 filed June 8, 1998 ("Methods of Forming Silicon Carbide Power Devices by Controlled Annealing"); and the contents of these applications are likewise incorporated entirely herein by reference.

**Figure 8** illustrates a double-diffused or double-implanted MOSFET broadly designated at **60** that incorporates the insulator structure of the present invention. As illustrated in **Figure 8**, the transistor source is formed by n<sup>+</sup> regions **61** within p-type wells **62** which are incorporated into a silicon carbide portion shown as the epitaxial layer **63** in the manner described in the above-referenced applications. The region **63** represents the drain drift region of the transistor with the n<sup>+</sup> drain being illustrated at **64**, a drain contact at **65**, and an appropriate wire lead at **66**. Similarly, the source contacts are respectively shown at **67** with their wire leads **70**. The gate insulator structure is formed according to the present invention and in preferred embodiments includes the first silicon dioxide layer **71**, a silicon nitride layer **72**, and a second silicon dioxide layer **73**. A gate metal contact **74** and its wire lead **75** complete the structure. In operation, the p-type regions **62** are depleted to form an inversion layer when a bias is applied to the gate contact **74**. Those familiar with these devices will also recognize that if the drain portion **64** were to be changed in this structure from n<sup>+</sup>

conductivity to p-type conductivity, the resulting illustration would represent an insulated gate bipolar transistor (IGBT).

The illustrated structures may improve the gate or field passivation by layering the second dielectric material over the silicon dioxide. The silicon dioxide continues to provide a large electrical barrier (*i.e.*, its 9 eV bandgap) on silicon carbide and prevents the layered dielectric from leaking current. In complementary fashion, the additional dielectric material (with its higher dielectric constant) improves the high temperature and high field reliability as compared to a single dielectric layer. Thus, the layered dielectric combines the functional strengths of the two different materials to form a better dielectric on silicon carbide than could be attained with a single material. Additionally, silicon dioxide forms a better interface, in terms of electrically charged or active states, with silicon carbide than does any other dielectric material.

The dielectric constant of the material selected to be layered with the silicon dioxide is an important consideration because the field in the dielectric will be directly related to the field in the nearby silicon carbide and further related to the ratio of the dielectric constants of the layered dielectric and the silicon carbide. Table 1 summarizes the dielectric constant for some common semiconductor devices and also lists silicon carbide as the figure of merit.

Table 1

Material	Dielectric Constant	Critical Field (MV/cm)	Operating Field (MV/cm)	$\epsilon E_0$ (MV/cm)
SiC	10	3	3	30
Thermal SiO <sub>2</sub>	3.9	11	2	7.8
Deposited SiO <sub>2</sub>	3.9	11	2	7.8
Si <sub>3</sub> N <sub>4</sub>	7.5	11	2	15
ONO	6	11	~2	~12
AlN	8.4	10-12	~3 <sup>‡</sup>	~30
AlO:N	12.4 <sup>(1)</sup>	8 <sup>‡</sup>	~1 <sup>‡</sup>	~12
Si <sub>x</sub> N <sub>y</sub> O <sub>z</sub>	4-7	11	~2	~8-14
(Ba,Sr)TiO <sub>3</sub>	75-250*	2 <sup>‡</sup>	~0.1 <sup>(2)</sup>	~8
TiO <sub>2</sub>	30-40	6	~0.2 <sup>‡</sup>	~4
Ta <sub>2</sub> O <sub>5</sub>	25	10 <sup>(3)</sup>	~0.3 <sup>(3)</sup>	~7.5

\* The dielectric constant of (Ba,Sr)TiO<sub>3</sub> drops dramatically with applied field.

<sup>‡</sup> Estimated.

In Table 1, the Critical Field represents the field strength at which the material will break down immediately. The Operating Field ( $E_0$ ) is the highest field that is expected to cause little or no degradation to the dielectric for a satisfactory time period, *e.g.*, at least 10 years.

Embodiments of the present invention may improve the reliability of the gate or field passivation on silicon carbide by utilizing a dielectric material with a higher dielectric constant than silicon dioxide. In this regard, Gauss' Law requires the field in the dielectric to be the field in the semiconductor multiplied by a factor of

5 ( $\epsilon_{\text{semiconductor}}/\epsilon_{\text{dielectric}}$ ). Accordingly, materials with dielectric constants higher than the dielectric constant of silicon carbide will have a lower electric field than the nearby silicon carbide. Accordingly, a critical measure of a material's applicability as a gate dielectric or passivating material for power devices is the product of field strength (E) and dielectric constant ( $\epsilon$ ). Ideally the product of  $\epsilon E$  would exceed that of silicon  
10 carbide.

In this regard, Table 1 lists several dielectrics that could be potentially layered with silicon dioxide to create an insulator structure that has better electrical characteristics than either of the two materials alone. Nevertheless, additional materials may be used in a dielectric structure and the selection is not limited to those  
15 in Table 1.

The layered dielectric of the invention has four important characteristics that enable silicon carbide MIS devices to operate at high temperatures or at high gate voltages: First, the bulk of the dielectric can be deposited, thus avoiding thermal consumption of SiC. As noted earlier, thermally grown silicon dioxide tends to  
20 consume silicon carbide more rapidly over implanted regions thus resulting in a physical step and higher fields at the edge of an implanted region. Second, the SiO<sub>2</sub> portion of the insulator structure has a high quality interface with silicon carbide. Third, the multilayer structure minimizes leakage currents at high temperatures (250-400°C). Fourth, the non-SiO<sub>2</sub> portion contributes a relatively high dielectric constant  
25 thus lowering the field in the non-SiO<sub>2</sub> dielectric as dictated by Gauss' Law.

In producing a particular structure, the physical thickness of the layered dielectric of the invention generally will be different than that of a single dielectric layer, with the difference being determined by the ratios of the dielectric constants. Additionally, to date, the layered dielectric is most preferably structured with silicon  
30 dioxide as the bottom layer (*i.e.*, the one in contact with the silicon carbide), because this is required for acceptable leakage currents at high temperatures.

**Figure 10** illustrates a structure of a MIM capacitor **80** according to embodiments of the present invention. As seen in **Figure 10**, a metal layer **84** is



formed on a substrate **82**, such as a silicon carbide substrate as described above. The metal layer **84** may be any suitable conducting material such as aluminum, gold, titanium, chromium or the like, however, in particular, titanium-platinum-gold metal layers may be utilized. An oxide layer **86**, such as silicon dioxide, is formed on the metal layer **84** by, for example, CVD. A layer of dielectric material **88** having a dielectric constant higher than the oxide layers, such as silicon nitride,  $\text{Si}_3\text{N}_4$ , or oxynitride, is formed on the oxide layer **86** and another oxide layer **90**, such as silicon dioxide, is formed on the oxide layer **86**. A second metal layer **92** is formed on the second oxide layer **90**. Preferably, each of the layers **86**, **88** and **90** are deposited layers.

Furthermore, in particular embodiments of the present invention, the capacitor is provided in combination with silicon carbide semiconductor devices. In further embodiments, at least one of the metal layers **84** and **92** is formed on a silicon carbide substrate, with or without intervening layers. In such embodiments, the characteristics of silicon carbide as a high voltage, high temperature material may be advantageously exploited. The metal layers **84** and **92** may be titanium, platinum, chromium and/or gold.

In embodiments of the present invention where the oxide layers **86** and **90** are silicon dioxide and the layer of dielectric material **88** is silicon nitride or oxynitride, it is preferred that the silicon dioxide layers be at least about an order of magnitude thinner than the silicon nitride or oxynitride layer. Thus, for example, the silicon dioxide layers may be from about 10 to about 30 nm in thickness and the silicon nitride or oxynitride layer be from about 200 to about 300 nm in thickness. Because the dielectric constant of the oxide layers and the high dielectric layer affect the dielectric constant of the total structure, thicknesses of the oxide layers should be relatively small so as to provide a high dielectric constant for the total structure. However, differing thicknesses of the oxide and high dielectric layers may be selected so as to provide an overall dielectric constant suitable for a particular application.

**Figure 11** illustrates further embodiments of the present invention which provide a capacitor **94** having an oxynitride as the dielectric material. As seen in **Figure 11**, a silicon carbide substrate **82** has a layer **98** formed thereon. In MIS capacitor embodiments of the present invention, the layer **98** is a silicon carbide layer, such as an epitaxial layer. In MIM capacitor embodiments of the present invention, the layer **98** is a metal layer such as described above with reference to the metal layer

**84 of Figure 10.** In either case, the dielectric layer **96** is provided on the layer **98** and is disposed between a metal layer **92** and the layer **98**. The dielectric layer **96** is an oxynitride. Oxynitride refers to a nitride layer deposited in the presence of an oxygen precursor, such as nitrous oxide ( $N_2O$ ), thereby introducing oxygen into the layer.

5 Thuse, the dielectric layer **96** is a nitride film that has been oxygenated. The oxygenation results in greater dielectric strength (higher breakdown) without necessarily sacrificing the high dielectric constant. The dielectric layer **96** may be an oxynitride, such as silicon oxynitride and preferably is a silicon oxynitride of the formula  $Si_3N_{4-X}O_X$ , where  $0 < X \leq 1$ . The thickness of the dielectric layer **96** may  
10 depend on the desired characteristics of the capacitor. However, in general thicknesses of from about 20 nm to about 400nm may be suitable for capacitors for use on silicon carbide substrates.

Dielectric layers **98** according to embodiments of the present invention may be provided, for example, by PECVD utilizing a silicon precursor, such as  $SiH_4$ , a  
15 nitrogen precursor, such as  $N_2$ , and an oxygen precursor, such as  $N_2O$ . Additionally, an inert gas, such as He or Ar, may also be utilized in the PECVD process. Furthermore, other silicon, nitrogen and oxygen precursors may also be utilized while still benefiting from the teachings of the present invention.

As an example, utilizing a plasma enhanced chemical vapor deposition  
20 (PECVD) apparatus, such as a Unaxis 790 PECVD, a dielectric layer **98** may be formed to a thickness of 250 Å in 2 minutes and 30 seconds at a deposition rate of 10 nm per minute utilizing  $SiH_4$  at a flow rate of 300 standard cubic centimeters per minute (SCCM),  $N_2O$  at a flow rate of 10 SCCM,  $N_2$  at a flow rate of 150 SCCM, He at a flow rate of 200 SCCM, a power of 20 watts, a pressure of 900 mT and a  
25 temperature of 250 °C. Thus, in certain embodiments of the present invention utilizing  $SiH_4$ ,  $N_2O$  and  $N_2$  as the precursors,  $SiH_4$  flow rates of from about 240 to about 360 SCCM,  $N_2O$  flow rates of from about 8 to about 12 SCCM and  $N_2$  flow rates of from about 120 to about 180 SCCM may be utilized. If He is provided as an inert gas, flow rates of from about 160 to about 240 SCCM may be utilized.  
30 Similarly, powers of from about 16 to about 24 watts, pressures of from about 720 to 1080 mT and temperatures of from about 200 to 300 °C may also be utilized. As will be appreciated by those of skill in the art, the above processing parameters are provided with reference to use of the above described PECVD apparatus. Different processing parameters equivalent to those described above may be utilized with

differing PECVD equipment to provide oxynitride layers according to embodiments of the present invention.

Embodiments of the present invention as illustrated in **Figures 10 and 11** may provide for improved mean time to failure over conventional nitride only devices.

- 5 Devices according to embodiments of the present invention may provide mean time to failures of about  $10^6$ , about  $10^7$  or even greater, for desired operating parameters. Preferably, MIM capacitors according to embodiments of the present invention have a mean time to failure of at least about  $10^7$  hours at a voltage of up to about 50 volts and a temperature of about 100 °C. More preferably, such capacitors have a mean
- 10 time failure of at least about  $10^6$  and most preferably about  $10^7$  hours or at a voltage of up to about 100 volts and a temperature of about 100 °C.

- While embodiments of the present invention illustrated in **Figures 10 and 11** have been described with reference to a MIM capacitor, as will be appreciated by those of skill in the art in light of the present disclosure, the structure illustrated in
- 15 **Figure 10** or the structure illustrated in **Figure 11** may also be suitable for use in isolating interconnect layers of an integrated circuit and, thereby, provide an inter-metal dielectric structure. Such a structure is illustrated in **Figure 14**. As seen in **Figure 14**, a substrate **118**, such as a silicon carbide substrate, may have a plurality of semiconductor devices **120** formed therein. An insulating layer may be provided on
- 20 the semiconductor devices **120** and an interconnection layer having a plurality of regions of interconnect metal **124** provided on the insulating layer **122**. A dielectric structure **140** according to embodiments of the present invention may be provide on the regions of interconnect metal **124**. In embodiments of the present invention where the dielectric structure is that illustrated in **Figure 10**, a first oxide layer **142** is
- 25 provided on the regions of interconnect metal **124** and a layer of dielectric material **144** is provided on the first oxide layer **142** opposite the regions of interconnect metal **124**. A second oxide layer **146** is provided on the layer of dielectric material opposite the first oxide layer **142**. The layer of dielectric material **144** may have a higher dielectric constant than that of the oxide layers **142** and **146**. A second interconnect
- 30 layer having regions of interconnect metal **126** may be provided on the second oxide layer **146** opposite the layer of dielectric material **144**. Additionally, an insulating layer **128** may be provided on the second interconnect layer. Furthermore, in a multi-level metallization structure, a plurality of dielectric structures, such as the structure **140**, may be provided between 3 or more metallization layers. Accordingly,

embodiments of the present invention may provide for one or more inter-metal dielectric regions having a dielectric structure according to embodiments of the present invention.

The dielectric structure **140** of **Figure 14** may be provided as described above with respect to the dielectric structure of the MIM capacitor of **Figure 10** or the capacitor of **Figure 11**. For example, the metal layer **84** may be considered a region of a first interconnect layer having interconnect metal and metal layer **92** may be considered a region of a second interconnect layer having interconnect metal such that the dielectric structure of **Figure 10** is disposed between the corresponding regions of interconnect metal. Similarly, the dielectric structure **140** may be a single layer of oxynitride as illustrated in **Figure 11**. Such dielectric structures may be selectively located at "cross-over" points of the metal regions of the interconnect structure or the oxide, high dielectric material and oxide layers may be "blanket" deposited over the first interconnect layer and the second interconnect layer formed on the blanket deposited dielectric structure. The high mean time to failure benefits of the structure illustrated in **Figures 10** and **11** may, thus, also be provided in interconnect structures for integrated circuits.

#### MIM Capacitors

MIM capacitors according to embodiments illustrated in **Figure 10** were fabricated by a CVD process with varying thicknesses of silicon dioxide and silicon nitride. **Figure 12** is a graph of current density for versus applied bias for a MIM capacitor having only silicon nitride as its dielectric (line **100**), a MIM capacitor having a silicon dioxide layers of 30 nm surrounding a silicon nitride layer of 300 nm (line **106**), a MIM capacitor having a silicon dioxide layers of 10 nm surrounding a silicon nitride layer of 300 nm (line **104**) and a MIM capacitor having a silicon dioxide layers of 20 nm surrounding a silicon nitride layer of 200 nm (line **102**). As can also be seen from **Figure 12**, the capacitance per unit area ranged from 1.98 to 2.15 with the highest capacitance being for the nitride only capacitor and the lowest capacitance for the 30/300/30 capacitor corresponding to line **106**. The capacitance of the other devices was 2.02. Each of the capacitors had an area of  $1.6 \times 10^{-3} \text{ cm}^2$  except for the 20/260/20 capacitor which had an area of  $9 \times 10^{-4} \text{ cm}^2$ . As can be seen from **Figure 12**, the capacitors according to embodiments of the present invention exhibited reduced leakage currents at high voltages over the capacitor having only a nitride dielectric layer.

**Figure 13** is graph of stress voltage versus mean time to failure for a capacitor having only a nitride dielectric (line **112**) and a capacitor according to embodiments of the present invention having silicon dioxide layers of 30 nm in thickness and a silicon nitride layer of 300 nm in thickness (line **110**), a capacitor having silicon dioxide layers of 30 nm in thickness and a silicon nitride layer of 240 nm in thickness (line **114**) and a capacitor having a silicon oxynitride layer of 350 nm in thickness (line **116**). Mean time to failure was developed by testing devices at various stress voltages and determining the average of failure times as a result of intrinsic defects (*i.e.* all failures other than failures attributed to extrinsic defects) in the devices. This average was plotted as the data points illustrated in **Figure 13**. The mean time to failure lines were extrapolated from the plotted points. As seen in **Figure 13**, not only is the mean time to failure line **110** for the capacitor according to embodiments of the present invention translated higher on the graph than the mean time to failure line for the nitride only device but it also has a greater slope than the line for the nitride only device. Thus, the benefits of use of the present invention over a conventional nitride only device may increase as the operating voltage decreases.

#### MIS Capacitors

Capacitors were fabricated using the materials in Table 2 and including those of the present invention. In a preferred embodiment, a three-step process was used to produce respective silicon dioxide, silicon nitride, and silicon dioxide layers. First, high quality silicon dioxide was thermally grown on silicon carbide in an oxidation furnace to a thickness of about 100 angstroms (Å). A preferred oxidation technique is set forth in co-pending and commonly assigned application Serial No. 08/554,319, filed November 8, 1995, for "Process for Reducing Defects in Oxide Layers on Silicon Carbide," the contents of which are incorporated entirely herein by reference. Next a 500 Å nitride layer was deposited using low pressure chemical vapor deposition (LPCVD) with silane (SiH<sub>4</sub>) and ammonia (NH<sub>3</sub>) as the source gases. This nitride layer was then oxidized in a wet ambient atmosphere at 950°C for three hours to form a second layer of silicon dioxide that was between about 50 and 100 angstroms thick.

DC leakage currents were measured on these MIS capacitors over a range of ± 15 volts. Such a voltage corresponds to a field of approximately 3 megavolts per centimeter. Table 2 summarizes the leakage currents in microamps per square

centimeter ( $\mu\text{A}/\text{cm}^2$ ) measured on different MIS capacitors. Capacitors that have minimal leakage at room temperature were then measured at 250°C. The leakage at this temperature is identified in the Table as the "HT leak." A dash indicates no measurable leakage (less than 500 picoamps), while "too high" indicates insulators whose room temperature leakage was so high that no 250°C measurement was performed.

TABLE 2

		<b>6HP</b>	<b>6HN</b>	<b>4HN</b>
Thermal SiO <sub>2</sub>	Leak=	-	-	-
	HT Leak=	-	-	-
LPCVD SiO <sub>2</sub>	Leak=	-	-	-
	HT Leak=	-	-	-
Silicon Nitride	Leak=	-	-	-
	HT Leak=	56	1	1
ONO	Leak=	-	-	-
	HT Leak=	-	-	-
AlN	Leak=	125	250,000	>1000000
	HT Leak=	too high	too high	too high
AlO:N	Leak=	-	-	-
	HT Leak=	2	>1E6	>1E6

As Table 2 demonstrates several dielectrics do not insulate well on silicon carbide with some, such as aluminum nitride, lacking satisfactory characteristics even at room temperature. Only the structures that included silicon dioxide insulated well on silicon carbide at 250°C. This is most likely related to the bandgap of the dielectric material and the resulting low band offsets (barrier heights) with silicon carbide. Silicon carbide has a bandgap of about 3 eV and for a material to insulate, a barrier height of at least about 2 eV is desired. Thus, on silicon carbide, the dielectric material or structure should have a bandgap of at least about 7 eV. Standing alone, silicon nitride, with a bandgap of 6 eV was thus expected to—and did—demonstrate problems, as shown by the leakage current measurements reported in Table 2. The bandgap of aluminum nitride (6.2 eV) is not very different than that of silicon nitride, and aluminum nitride has substantially higher leakage currents. The leakage currents demonstrated by the aluminum nitride and the silicon nitride prevent these materials from being useful as sole gate dielectrics. Additionally, further analysis of these insulators was limited to evaluating the net oxide charge.

Although a dielectric must have high reliability for high temperature high field device passivation applications, such reliability represents a necessary, but not a

sufficient characteristic, to make it applicable for the gate layer of a MIS device. For such applications, charged bulk defects and electrically active interface defects must be minimized. Charged bulk defects will tend to cause voltage shifts in the device, while electrically active interface defects will degrade the channel mobility.

5 Charged bulk defects are traditionally referred to as "fixed oxide charge" and are measured by the flatband voltage determined by a room temperature high frequency capacitance-voltage (CV) curve. Any difference between the actual voltage at which flatband capacitance occurs and the ideal value, accounting for metal-semiconductor work functions, is attributed to this fixed oxide charge. For wide  
10 bandgap semiconductors such as silicon carbide, however, the term "fixed" oxide charge is a misnomer. This calculated charge density includes contributions from interface states, many of which appear fixed at room temperature. For this reason, this calculated charge density is referred to herein as a "net" oxide charge.

Electrically active defects at the dielectric-semiconductor interface are termed  
15 interface states. These states can severely degrade the channel mobility of an MIS devices by either trapping and releasing the electrons, or by providing a charged site which would apply a force normal to the current flow. Either of these effects will inhibit current flow and subsequently reduce the channel mobility.

Accordingly, Table 3 compares the net oxide charge densities and minimum  
20 measured interface state densities of the various capacitors.

**Table 3**

**Net Oxide Charge ( $10^{11} \text{ cm}^{-2}$ )**

<b>Insulator</b>	<b>6H P-type</b>	<b>6H N-type</b>	<b>4H N-type</b>
Thermal SiO <sub>2</sub>	6.9	-10.8	-26
LPCVD SiO <sub>2</sub>	7.5	-11.5	-29
Silicon Nitride	Leaky	-9.7	-51
ONO	130	1.9	5.9
AlN	64	-26	-54
AlO:N	8.9	1.3	-5.2

**Interface State Densities ( $10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$ )**

<b>Insulator</b>	<b>6H P-type</b>	<b>6H N-type</b>	<b>4H N-type</b>
Thermal SiO <sub>2</sub>	6.2	36	210
LPCVD SiO <sub>2</sub>	7.5	18	270
Silicon Nitride	Leaks	240	1500
ONO	74	5.7	14
AlN	650	leaks	leaks
AlO:N	~50	leaks	leaks

25

The net oxide charge and interface state densities are the lowest on thermal oxides and the LPCVD oxides, with no significant differences seen between these samples. For the n-type samples, the net oxide charge and interface state densities are significantly lower on the silicon dioxide/silicon nitride/silicon dioxide sample (also referred to herein as "ONO" structures). The silicon carbide/insulator interface quality is obviously superior when silicon dioxide forms the interface with the silicon carbide.

As shown in Table 4, the silicon dioxide layers had the highest breakdown fields, especially at high temperature, regardless of the manner in which they were grown or deposited. The 1100°C thermally grown oxides had the highest breakdown fields, with the deposited oxides being almost as high.

Although the breakdown field is important, the dielectric must also be considered. Table 4 lists breakdown fields ( $E_B$ ) averaged across the three wafer types (where possible) and then multiplied by the empirical dielectric constant ( $\epsilon$ ) for both room temperature and 350 °C measurements. The highest products of  $E_B\epsilon$  were measured on the ONO, the thermally grown oxide, the deposited oxide, and the aluminum oxy nitride.

**TABLE 4**  
**Maximum Breakdown Field (MV/cm)**  
**Room Temperature**

6H P	6H N	4H N	$\epsilon \times (E_{BD})$
8.0	7.0	8.7	31
12.8	10.6	9.9	43
11.8	9.9	10.0	41
7.4	5.2	5.8	46
9.0	8.0	8.4	51
1	0.5	1	7
8.6	4.0	4.8	38

350°C

6H P	6H N	4H N	$\epsilon \times (E_{BD})$
8.0	7.6	8.0	31
10.6	7.8	7.5	34
7.2	8.6	5.9	28
3.0	3.9	3.2	25
5.9	6.1	5.9	36
-	-	-	<i>Leaks</i>
5	-	-	33



Time-bias measurements at 350°C taken on 6H n-type SiC MIS capacitors are shown in Figure 7. Here the measured points are shown by the symbols, and the exponential least squares fit is shown by the lines. The lifetimes exhibited by these devices are low, which is partially due to the small sample size. However, these values are not atypical for oxides on n-type SiC at 350°C.

The ONO capacitors had the highest lifetimes, showing more than an order of magnitude improvement in lifetime over both the deposited and thermal oxides at a given applied electric field. Although the p-type interface quality of ONO capacitors is not as good as the thermal or deposited oxides, the n-type interface quality is better than any of the other materials.

#### MISFETs

In addition to the capacitors, several planar metal-insulator semiconductor field effect transistors (MISFETs) were fabricated with thermal oxides and with the layered ONO dielectrics. An additional comparison of the robustness of the MOSFETs was made by comparing a breakdown voltages of the different dielectric materials. The field strength of the dielectrics were measured at both room temperature and 350°C, and the results are set forth in Table 5.

TABLE 5

<b>Insulator</b>	<b>RT BD Voltage (V)</b>	<b>RT BD (MV/cm)</b>	<b>350°C BD Voltage (V)</b>	<b>350°C BD (MV/cm)</b>
Thermal SiO <sub>2</sub>	35	7	25	5
LPCVD SiO <sub>2</sub>	45	9	35	7
ONO	80‡	11.4‡	45‡	6.4‡

‡ The dielectric did not actually breakdown at this voltage, but leaked.

As noted earlier, thermal oxidation results in a physical step, as the implanted source and drain regions oxidize faster than the non-implanted channel region. Thermal oxides grown on implanted areas also tend to be weaker than those grown on non-implanted material. These two effects are combined in a thermally oxidized MOSFET, where the step enhances the field and the region of the weakest oxide. Thus the breakdown field of the thermally oxidized MOSFET is significantly reduced from the breakdown fields demonstrated by the MOS capacitors.

The deposited oxide has a higher breakdown field than the thermally grown oxide, but the highest breakdown voltage was achieved with the ONO dielectric layers. The field was slightly low at 350°C, but the breakdown voltage is probably a better indicator of device reliability because a silicon nitride gate insulator must be

thicker in order to have the same gate capacitance. Thus the ONO structure demonstrated almost double the high temperature breakdown voltage of the thermally oxidized devices.

The channel mobility of the fat FETs (a "fat" FET has a large gate width approximately equal to its gate length) was determined from the linear regime of the MISFET: The drain voltage was set at 0.25 volts, and the gate voltages stepped from 0 to 10 volts in one volt steps. The mobility was calculated from the conductance between the various gate voltages, which is independent of the threshold voltage.

**Figure 5** compares the channel mobility of the MISFETs fabricated with layered ONO dielectrics to those with thermal oxides. The ONO MISFETs have a slightly higher mobility. **Figure 5**, thus, shows that the ONO layered dielectric structure is at least as good as a thermal oxide in these devices.

An estimate of the MISFET device reliability at high temperatures was measured by applying a gate voltage of 15V (3 MV/cm) to a 4 x 100  $\mu\text{m}$  gate, grounding the source, drain and substrate, and monitoring the gate current until a compliance current of 1 nA was reached. This compliance current corresponds to a current density of 0.25 mA/cm<sup>2</sup>. The gate voltage was increased above the probable use-voltage of 5 V to accelerate this test.

Table 6 compares the high temperature reliability of the MISFETs fabricated with layered ONO dielectrics with those having thermal and deposited silicon dioxide. The ONO MOSFETs have a significantly better high temperature lifetime, *e.g.*, more than a factor of 100x better. Additionally, a packaged MISFET operated successfully for 240 hours.

**TABLE 6**

Device lifetimes at 350°C with a 15 V (3 MV/cm) gate bias

Insulator	Lifetime
Dry Thermal Oxide	0.08 hour
Deposited Oxide	0.75 hour
ONO	> 75 hours
ONO (Packaged, Estimated 335°C)	240 hours

The ONO sample was wafer tested at 350°C for 75 hours without failing. At that point, it was decided to package devices for testing, because the device metals would oxidize if exposed to air for several days at 350°C. The packaged parts were then tested at 350°C. The exact temperature of the packaged devices could not be

easily controlled, however, and thus the estimated testing temperature was probably closer to 335°C than to 350°C. Nevertheless, the ONO sample survived for 10 days (240 hours) at 335°C.

**Figure 9** also shows the MISFET lifetimes for comparison with the capacitor results. The MISFETs with the dry-wet thermal oxide have a dramatically reduced lifetime when compared with the capacitors. This is most likely due to the physical steps created at the source and drain regions by the accelerated growth of the implanted regions. The deposited oxide MISFET failed very close to its projected time, but slightly lower. The ONO MISFET fails almost exactly where one would predict from the MIS capacitor data.

#### Diodes

In addition to the MIS capacitors, a 4-wafer lot of planar diodes was fabricated. A cross section of an exemplary device **50** is shown in **Figure 6**. The top p-layer **51** was implanted with variable doses. A second implant, the Junction Termination Extension (JTE) **52**, was performed adjacent to the first implant to reduce field crowding. Although the JTE implant helps reduce the field crowding at the edge of the device, a high quality dielectric **53** on the surface of the wafer is required for passivation. The shape of the planar diode was circular. The dielectric **53** is formed of the oxide/nitride/oxide according to the present invention. Specifically, all three layers were deposited by PECVD.

The fabrication was repeated for comparison purposes with PECVD Si<sub>3</sub>N<sub>4</sub> and PECVD SiO<sub>2</sub> as single layer insulators.

The mask set used for this device consisted of diodes with radii varying from 100 to 500 μm, while the width of the JTE implant varied between 50 and 150 μm. The epitaxial layers should support 5 kV, but the JTE of these devices were designed to block only 3 kV in order to place more stress on the passivation. The device performance is more sensitive to the passivation, because the JTE implants do not terminate all of the fields generated by the higher voltage. Accordingly, the passivation must withstand much larger fields. Thus, the devices were deliberately designed to help evaluate the various dielectric materials.

Five wafers were procured for the fabrication of high voltage P-i-N diodes. 4H n-type substrates for these devices had a 50 μm epitaxial n<sup>-</sup> layer doped about 1x10<sup>15</sup> cm<sup>-3</sup> grown, and a 1.2 μm p<sup>-</sup> layer doped 1x10<sup>18</sup> cm<sup>-3</sup>.

**Figure 6** also illustrates the n-type portion of the device at **54**, the anode at **55**, and the cathode at **56**.

The fabrication of the diode began with etching alignment marks into the SiC wafer for alignment of the future masks. The anode junction was defined by etching through the top p-type layer in most of the surface, while leaving circular p-type anode regions exposed. Using a thick (1.4  $\mu\text{m}$ ) oxide mask, the regions receiving the low-dose JTE implant were defined. The thickness of the oxide mask and the implantation energy and dosage of the p-type dopant (aluminum) were chosen so that only the intended termination region receives the implant while it is blocked entirely from regions where it is not intended. The junction region also received this implantation step so that a high surface doping of the p-type layer was formed for ohmic anode contacts. The implanted aluminum was annealed to minimize the damage from ion implantation and to electrically activate the implants.

The breakdown voltage was measured on each type of diode. The silicon nitride had a great deal of leakage, and broke down at 2.6 kV. The oxide devices had low/no leakage and broke down around 3.5 kV. The devices incorporating the dielectric structure of the invention had no leakage out to 5 kV, and broke at a world-record level of 5.9 kV.

In summary, the ONO dielectric of the present invention provides a significant improvement. The high temperature lifetime of the ONO layered MISFET is more than a factor of 100x better than the state-of-the-art deposited oxide. This has immediate relevance to high temperature SiC power devices and circuits. By projecting back to the likely rated operating field of 1 MV/cm, it can be predicted that ONO MOSFETs will have a lifetime of more than 240,000 hours at 335°C.

Thus, the success demonstrated to date on these several devices indicates that the passivation of the present invention will be expected to work well on almost all passivation or insulated gate structures.

In the drawings and specification, there have been disclosed typical embodiments of the invention, and, although specific terms have been employed, they have been used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.